Introduction
Nanolithography is a fundamental technological requirement for semiconductor device fabrication [1] . However, no viable technology for sub-14 nm scale patterning has yet been established. Directed self-assembly (DSA) of block copolymers (BCPs) generates laterally ordered, periodic arrays of self-assembled spheres, cylinders, or lamellae with a typical feature size in the 3-50 nm region [2] [3] [4] [5] [6] . The highly ordered self-assembled nanopatterns can be exploited for lithographic masks for parallel line arrays or hexagonal/square dot arrays [6] [7] [8] [9] [10] [11] [12] [13] . As a result of prolonged research effort over the last two decades, DSA is attracting tremendous attention as a complementary technology for conventional photolithography with a variety of potential benefits, such as molecular scale pattern precision, ultrafine line edge roughness (LER), and low-cost processing [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] .
Recently, several DSA consortiums were organized worldwide, including both industry and academia, as summarized in Table 1 [31 -33] . Those consortiums have systematically investigated the basic requirements for the effective integration of DSA into commercial semiconductor processes in terms of materials, equipment, and process flows. In addition, considerable research effort has been devoted to the optimization of the DSA process, relevant material development, defect analysis/reduction, etch stack integration, and so on. Such collaborative efforts came to bear a fab-compatible DSA process line for 300 mm wafers. This rapid advent of a practical DSA process is largely down to the inherent compatibility of DSA with a conventional wafer track process [31] [32] [33] [34] [35] .
DSA integrates bottom-up self-assembly with top-down conventional lithography [8, 16, 20] . Surface patterns generated by conventional photolithography, such as E-beam lithography, ArF lithography, and I-line lithography, direct the orientation and positional ordering of BCP self-assembled nanodomains for laterally ordered periodic nanopatterns [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] . The DSA principle is generally classified into 'epitaxial self-assembly' and 'graphoepitaxy' according to the nature of the structure-directing surface pattern. 'Epitaxial self-assembly' employs dense chemical patterns to direct BCP self-assembly, as illustrated in Fig. 1a . Highly ordered nanopatterns are anticipated if the surface chemical pattern period is commensurate with the equilibrium period of the BCP selfassembled nanostructure. The orientation control of BCP nanodomains with nanoscale chemical patterns was introduced by Russell et al. in 1997 [30] . However, the first defect-free DSA nanopatterning integrated with top-down lithography was demonstrated by Kim et al. in 2003 [16] . 'Graphoepitaxy' utilizes the topographical features of lithographically pre-patterned substrates for DSA (Fig. 1c) , as first introduced by Kramer et al. in 2001 [20] . The selective wetting of a particular BCP component at the trench side walls enforces the lateral ordering of the self-assembled BCP nanodomains along the trenches and thereby enhances the pattern density by subdividing the topographical pre-pattern.
Figure 1b,d presents SEM images of directed assembled lamellae morphologies in poly(styrene-block-methyl methacrylate) (PS-b-PMMA) thin film attained by epitaxial self-assembly and graphoepitaxy, respectively [18, 36] .
To date, the two aforementioned DSA principles have successfully progressed for practical device-oriented processes. The main focus of this article is to review the current status of advanced DSA technology for practical semiconductor device fabrication processes. It is noteworthy that many well-prepared review articles for BCP based nanopatterning are already available [5, 6, 8, 13, [37] [38] [39] [40] [41] [42] [43] [44] [45] [46] [47] [48] [49] [50] [51] [52] . While those previous articles have focused on scientific achievements, this article principally summarizes recent technological progress for the practical device fabrication process accomplished from both academia and industry. [ ( F i g u r e _ 1 ) T D $ F I G ]
(a) Schematic illustration of epitaxial self-assembly exploiting nanoscopic chemical patterns to direct BCP self-assembly [16] . (b) SEM image showing defectfree lamellar patterns attained by epitaxial self-assembly [16] . (c) Schematic illustration of graphoepitaxy utilizing topographic pattern to direct BCP assembly [20] . (d) SEM image showing highly aligned lamellar patterns prepared by graphoepitaxy [35] .
Epitaxial self-assembly integrated with conventional photolithography
In the early days of the research, epitaxial self-assembly approaches were based on a 1:1 pattern period commensuration between an equilibrium BCP self-assembled pattern and a structure-directing surface chemical pattern [12] . By contrast, current advanced DSA approaches aiming at practical device processing commonly exploit the pattern density multiplication of conventional photolithography by self-assembly principles. Effective pattern density multiplication integrated with conventional photolithography is highly desired, particularly due to the unexpected delay of the development of next-generation extreme ultraviolet (EUV) lithography. The pattern density enhancement strategies can be summarized by the following three approaches; 'thermal flow process', 'lift-off process,' and 'pattern trimming process', as summarized in Table 2 [53] [54] [55] [56] [57] [58] [59] [60] [61] .
Thermal flow process
The first successful integration of the epitaxial self-assembly principle with conventional ArF lithography was based on a 'thermal flow process', which was achieved by our research group in collaboration with Samsung Electronics in 2009 [53] . 
(a) Schematic illustration of epitaxial self-assembly procedure based on a 'thermal flow process' [53] . SEM images of (b) vertical nanocylinder double arrays in BCP films, (c) Al nanodot double arrays, and (d) silica pillar arrays prepared by pattern transfer.
pattern defined by conventional lithography is successfully enhanced by a factor of two or three with BCP self-assembly. Figure 2b ,c shows SEM images of a vertical nanocylinder double array in BCP patterns and 20 nm scale Al and silica nanodot double arrays prepared by subsequent pattern transfer. This work firstly demonstrates that epitaxial self-assembly can be synergistically integrated with conventional photolithography for a significant advantage in pattern density multiplication.
Lift-off process
Pattern density multiplication based on a 'lift-off process' was reported by IBM at 2010 [54] . In this method, ArF immersion lithography was used to create a chemical pattern on an antireflective coating (ARC) surface. The overall process is briefly described in Fig. 3a . Positive-tone photoresist patterns are prepared by ArF immersion lithography on a spin-coated silicon ARC.
To improve the solubility in a developer, the polarity of the remaining photoresist pattern is switched by using UV exposure and a baking step. A neutral layer is spin-coated on the photoresist pattern with switched polarity. The photoresist pattern is lifted-off by the developer diffused through the neutral layer. This generates asymmetric chemical patterns containing narrow silicon ARC strips interlaced with wide neutral layer stripes. Finally, BCP thin films are spin-casted and thermally annealed to generate high density BCP line patterns. Figure 3b ,c presents SEM images of a chemical pattern (35 nm lines/112 nm pitch) prepared by ArF immersion lithography and 14 nm line/space lamellar PS-b-PMMA patterns, respectively. It is noteworthy that this work was carried out in the 300 mm-fab process line of IMEC [33] . Several process variables for success on 300 mm-wafers may be summarized as follows: (i) the photoresist layer thickness should be below 60 nm to minimize line edge/width roughness of the photoresist pattern,
(ii) BCP film thickness should be optimized for defect-free pattern formation, and (iii) non-uniform neutral layer formation near the side walls of the photoresist pattern should be minimized for process tolerance [33] .
Pattern trimming process
The 'pattern trimming process' was first developed by the Nealey group in 2010 [55] . In this process, ArF immersion lithography was used to prepare chemical patterns (Fig. 4a) . In the first step, a crosslinked polystyrene (PS) layer was prepared on an inorganic ARC layer (silicon nitride thin film in this work). After, positivetone photoresist patterns are generated on the crosslinked PS substrate by ArF immersion lithography. The resultant photoresist line patterns are trim-etched and transferred into the underlying PS layer. A neutral layer is spin-coated over the entire surface and thermally annealed to selectively graft at the silicon nitride substrate. The subsequent solvent rinsing removes un-grafted brush molecules. In this way, planar asymmetric chemical patterns with narrow PS stripes and wide neutral brush stripes can be created. Finally, while BCP thin films are spin-coated upon the asymmetric chemical pre-pattern and thermally annealed, multiple line patterns are spontaneously assembled with improved pattern densities. Figure 4b -d shows SEM images of a photoresist pattern (35 nm lines/100 nm pitch) and trim etched guide patterns of 15 and 12.5 nm-line/space self-assembled lamellar patterns generated by 4Â multiplication performed at the IMEC fab 300 mm wafer process line, respectively [56] . Owing to the generation of a planar asymmetric chemical pre-pattern, this approach may offer a stable DSA process integrated with conventional lithography. IMEC and TEL note that this approach provides a large process window for process latitude and defectivity [31, 56] . (a) Schematic illustration of epitaxial self-assembly based on a 'lift-off process' [54] . SEM images of (b) a photoresist pattern prepared by immersion ArF lithography (35 nm lines/112 nm pitch) and (c) 14 nm-line/ space BCP lamellar patterns prepared by epitaxial self-assembly [33] .
[ ( F i g u r e _ 4 ) T D $ F I G ] (a) Schematic illustration of epitaxial self-assembly based on a 'pattern trimming process' [55] . SEM images of (b) photoresist patterns having 35 nm lines and 100 nm pitch generated by ArF lithography, (c) trim etched guide pattern having 15 nm lines, and (d) defect-free 12.5 nm-line/space BCP lamellar patterns generated by 4Â multiplication of epitaxial selfassembly with a 'pattern trimming process' on a 300 mm wafer, respectively [55] .
Advanced graphoepitaxy with disposable topographic pre-patterns
Unlike original graphoepitaxy approaches usually based on etched hard substrate patterns, which remain after pattern transfer, advanced graphoepitaxy approaches employ organic photoresist patterns as disposable topographic pre-patterns to integrate BCP self-assembly with conventional photolithography [54] [55] [56] [57] [58] [59] [60] [61] . This simple idea leads to a nanofabrication process with no trace of the structure-directing topographic pre-pattern after pattern transfer, which is highly desired for the practical device fabrication requiring multilayer architectures. The relevant approaches are summarized in Table 2 .
Process based on negative tone photoresist
Graphoepitaxy with a disposable topographic pre-pattern was firstly introduced by our research group in 2009 [57] . This approach utilizes an 'organic negative-tone photoresist pattern' prepared by I-line lithography as disposable topographic pre-patterns for graphoepitaxial BCP assembly. Consequently, any trace of the topographic pattern is completely removable by a mild cleaning process after pattern transfer. Figure 5a schematically illustrates the overall procedure. The negative tone photoresist pattern is prepared by I-line lithography. BCP thin films are spincoated over the photoresist trenches and are thermally annealed to induce a highly ordered morphology. In this approach, a rational choice of organic negative tone photoresist is crucial for successful DSA. In this regard, we emphasize several requirements: (i) a disposable photoresist pattern must maintain its structural integrity during the thermal/solvent annealing step for BCP self-assembly [57, 61] and (ii) the trench region of the photoresist pattern must be protected from high-energy radiation to prevent radiation damage of the neutral organic layer. Figure 5b presents an SEM image of PS-b-PMMA lamellar morphology laterally ordered along the photoresist pattern prepared by I-line photolithography. This work also demonstrates that metal or semiconductor nanowire arrays (20 nm-Al NWs) can be produced by a lift-off process with no trace of the structure-directing topographic pattern (Fig. 5c ).
Process based on negative tone development
An article entitled 'NTD photoresist based topographic pre-pattern' was published by IBM in 2010 [54] . In this approach, a negative tone development (NTD) photoresist was selected as a novel topographic material for the effective integration of BCP self-assembly with KrF [62] /ArF [63, 64] lithography. In an NTD step, a non-exposed region of a positive tone photoresist is removed during development instead of removing an exposed [66] . SEM images of (c) Si contact holes fabricated with ArF immersion photolithography and (d) corresponding contact hole shrinkage result for IBM 22 nm 6T-SRAM circuit layout [66] .
[ ( F i g u r e _ 5 ) T D $ F I G ]
FIGURE 5
(a) Schematic illustration of graphoepitaxy utilizing a negative tone photoresist pre-pattern prepared by conventional lithography [57] . SEM images of (b) highly ordered BCP lamellar patterns along the photoresist topographic patterns and (c) pattern-transferred Al nanowire arrays with no trace of the structure-directing topographic pre-pattern.
[
( F i g u r e _ 6 ) T D $ F I G ] FIGURE 6
(a) Schematic illustration of graphoepitaxy employing a negative tone development (NTD) resist pre-pattern prepared by ArF lithography [54] . SEM images of (b) the hardened NTD photoresist structure and (c) highly aligned 14 nm-line/space BCP lamellar patterns within NTD photoresist topographic patterns [54] .
region. An NTD photoresist includes a crosslinking agent to harden the photoresist with thermal baking after the NTD step [65] . Consequently, the NTD photoresist pattern has a superior thermal stability while it can be readily removed by mild solvent washing. Figure 6a shows the schematic illustration of a graphoepitaxy employing an NTD photoresist [54] . Owing to the high thermal/chemical stability of the hardened NTD photoresist, there is no deterioration of the photoresist pattern during the spin casting of BCP films and thermal annealing at 2008C (Fig. 6b) . Figure 6c presents an SEM image of high quality 12.4 nm-line/ space PS-b-PMMA patterns generated utilizing NDT-based topographic pattern process [55] . Recently, IMEC also carried out this approach to test the process feasibility in a 300 mm-fab line. It was reported that (i) the LER of BCP pattern improves compared to NTD pre-pattern and (ii) a defect-free DSA pattern is attained while the NTD process window is under AE3% exposure latitude [33] .
Contact hole shrinkage
Owing to the relative technological simplicity, pattern size shrinkage with a DSA process is a close target in the semiconductor process [31] [32] [33] [34] 54, 66] . In particular, graphoepitaxy with an NTD-based topographic pattern has been extensively investigated to reduce the critical dimension (CD) and contact edge roughness (CER) of the contact hole since the IBM report in 2010 [54] . Recently, a CEA-Leti 300 mm DSA pilot line was used to demonstrate that a 100 nm contact hole size can be effectively reduced down to 15 nm by this approach [31] . In addition, Tokyo Electron Ltd. (TEL), the world's largest wafer track supplier, demonstrated that (i) the wet development process provides the best possible condition to remove the PMMA core in the shrunken hole and (ii) CD healing is observed in the improvement of critical dimension uniformity (CDU; from 1.8 nm to 0.9 nm) and contact edge roughness (CER; from 3.7 nm to 0.8 nm) from the hole guide pattern [33] . Recently, the Wong research group presented the potential of a DSA process for practical integrated circuit contact hole patterning [66] . Figure 7a ,b shows a contact hole layout of an IBM 22 nm 6T-SRAM circuit and a modified layout by replacing the rectangular connections with square holes, respectively. Figure 7c ,d presents the SEM images of the silicon contact holes of the modified layout fabricated with 193 nm ArF immersion photolithography and the corresponding contact hole shrinkage result, respectively. While this work employed Si guide patterns, it demonstrates that the hole shrinkage with DSA can attain a minimum critical dimension of 15 nm and over-lay accuracy of 1 nm in a practical contact hole layout [66] .
Synergistic integration of epitaxial self-assembly and graphoepitaxy
The synergistic integration of the two principles of 'epitaxial selfassembly' and 'graphoepitaxy' was demonstrated by our research group in 2010 [60] . This approach was originally developed to address the intrinsic limitation of the maximum patternable area by the graphoepitaxy principle. In this approach, as schematically illustrated in Fig. 8a , hierarchical graphoepitaxial morphology composed of the disposable photoresist pattern and BCP lamellar arrays is utilized as a chemical patterning mask for the chemical patterning of the underlying substrate. After the BCP film and disposable photoresist pre-pattern are removed by solvent washing, the same BCP film is epitaxially assembled on the remaining chemically patterned substrate. A highly oriented lamellar morphology is created with no trace of structure directing the photoresist pre-pattern over an arbitrarily large area. We note that the substrate areas previously protected by the photoresist layer are not chemically patterned. Nonetheless, the lamellar arrays registered on the neighboring chemically patterned regions enforce the lateral ordering of lamellar nanodomains in the non-patterned regions. Figure 8b shows the SEM image of the resultant large-area self-assembled lamellar nanopattern.
Emerging direction and applications of the DSA process DSA process for sub 10 nm scale nanolithography DSA is considered a potential lithographic solution that can be integrated with ArF immersion photolithography for 16 nmline/space DRAM process scheduled in 2018 [1] . In this target, widely used PS-b-PMMA BCP with a minimum lamellar period of $12 nm can be employed. By contrast, there are challenges for 11 nm-line/space lithography process of NAND Flash production targeted at 2019, as summarized in Table 3 [1] . Among them, the most significant issue is the minimum feature size, which is inherently determined by the Flory-Huggins interaction parameter (x) of BCPs. x is a parameter associated with the enthalpy of mixing for chemically different BCP blocks [2] . Widely used PS-b-PMMA has a low value of x = 0.05 [68] , which leads to the minimum pattern period of $12.5 nm line/space. For smaller feature sizes, diverse high x BCPs, such as polystyrene-blockpolyethylene oxide (PS-b-PEO; x = 0.17) [69] , polystyreneblock-poly(dimethylsiloxane) (PS-b-PDMS; x = 0.26) [67] , and poly(2-vinylpyridine)-block-poly(dimethylsiloxane) (P2VP-b-PDMS; x = 1.07), have been exploited for sub-11 nm line/space patterns. In addition, since the interfacial width between the chemically different nanodomains of a BCP pattern is proportional to x À1/2 , a high x may lead to a low LER of the selfassembled pattern [8] . Various DSA processes employing high x BCP materials have been introduced by the Ross research group and others [25, 26, [70] [71] [72] [73] [74] [75] [76] [77] . Figure 9a ,b shows SEM images of highly ordered 8 nm BCP pattern and 9 nm NW arrays prepared using PS-b-PDMS, respectively [73] . Recently, Jung and Ross also introduced another high x BCP, P2VP-b-PDMS that can generate 6 nm-scale-line/space patterns (Fig. 9c,d ) [75] . utilizing chemically modified graphene (CMG) [78, 79] . Along with the rapid advance of flexible and 3D devices, lithography technology for nonplanar/flexible geometry is becoming crucial. Nonetheless, nanolithography technologies, including DSA, generally require spin-casting of a uniform thick organic layer, photolithographic radiation exposure, and a thermal/chemical annealing process step, which are inherently incompatible with a flexible and nonplanar geometry. In this work, CMG can serve as a disposable flexible substrate to transfer DSA structure onto nonplanar and flexible geometries (Fig. 10) . After all processing steps for DSA are completed on CMG films in flat geometry, the entire patterned structures are isolated from the flat geometry and transferred to any nonplanar/flexible geometry with the support of robust and flexible CMG. This approach also enables the multiple repeatability of the DSA process at the same location, which can be exploited for the creation of complex multilayer structures, such as crossbar nanowire arrays or rectangular nanopost arrays. Figure 10a schematically illustrates the multilayer DSA process. Firstly, CMG films are prepared on a Si substrate by spin-casting and thermal/chemical reduction. A photoresist pre-pattern is formed on the CMG by conventional I-line lithography. Graphoepitaxy of BCP films and subsequent pattern transfer produce parallel metal NW arrays. After this first cycle, CMG film is spin-casted over the fabricated NW arrays. The second photoresist patterning was performed on the CMG film with the orientation of trenches orthogonal to those of the bottom NWs. The following DSA and pattern transfer complete the metal NW crossbar arrays. In this work, CMG has the following advantages as a flexible and transferable substrate: (i) an atomically flat CMG surface, enabling uniform BCP thin films formation and robust self-assembly and (ii) thermally/chemically stable CMG that endures harsh chemical treatment and high temperature annealing required for BCP selfassembly, and (iii) mechanically robust but flexible CMG that is easily transferable to desired flexible and non-planar substrates. Further development of flexible/transferable DSA will offer novel applications of DSA for various flexible electronics/optoelectronics and 3D device architectures.
Conclusion and outlook
We have reviewed the current progress of advanced DSA technology for practical device fabrication processes. Two successful DSA principles of 'epitaxial self-assembly' and 'graphoepitaxy' have been synergistically integrated with conventional photolithography via collaborative efforts among industry and academia. The intrinsic advantages of BCP self-assembly, including low-cost spontaneous pattern generation, molecular scale pattern precision, dense areal packing of nanodomains, and smooth/narrow interfacial width, offer cost-effective large-area scalable nanopatterning for device-oriented ultrafine nanopatterns. Notably, advanced DSA process already realizes the fab-compatible process line for 300 mm size wafers. Further research effort for high x BCPs materials, perfect defect control, effective pattern transfer and nonplanar/flexible nanopatterning will be critical for the ultimate application of DSA to various commercial device manufacturing situations as a next-generation lithography solution.
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